



Operating System Support for Multi-Tiered Memory (A Case Study of Intel's Optane DCPMM)

Jeongseob Ahn

E-mail: jsahn@ajou.ac.kr


Web: <https://jeongseob.github.io>



AJOU UNIVERSITY


In this talk...

- Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
 - Jonghyeon Kim, Wonkyo Choe, and Jeongseob Ahn
 - USENIX Annual Technical Conference (ATC), July 2021
- A Study of Memory Placement on Hardware-assisted Tiered Memory Systems
 - Wonkyo Choe, Jonghyeon Kim, and Jeongseob Ahn
 - IEEE Computer Architecture Letters (CAL), 19(2), July-December 2020




Artifact available at <https://github.com/csl-ajou/AutoTiering>

Large-scale memory systems



News Byte
October 30, 2018
Contact Intel PR



LAUNCHING
Intel Optane Persistent Memory 200 Series
Making real-time big data analytics a reality

UP TO **4.5TB** TOTAL MEMORY
25% HIGHER MEMORY BANDWIDTH vs. PRIOR DRAM

OVER **225X** FASTER ACCESS TO DATA
BOOST APPLICATION PERFORMANCE

Samsung Unveils Industry-First Memory Module Incorporating New CXL Interconnect Standard

Korea on May 11, 2021

Audio [icon] [icon] Share [icon] [icon]

DDR5 DRAM-based memory module is designed to meet the high-performance demands of data-intensive applications including AI and HPC

CXL interface enables memory capacity to scale to the terabyte level and substantially reduces system latency



UP TO **4.5TB** TOTAL MEMORY
25% HIGHER MEMORY BANDWIDTH vs. PRIOR DRAM

OVER **225X** FASTER ACCESS TO DATA
BOOST APPLICATION PERFORMANCE

Data Tiering in Heterogeneous Memory Systems

Subramanya R Dullloor^{1,2} Amitabha Roy¹ Zheguang Zhao³ Narayanan Sundaram¹
Nadathur Satisch¹ Rajesh Sankaran¹ Jeff Jackson¹ Karsten Schwan²
¹Intel Labs, ²Georgia Institute of Technology, ³Brown University

Abstract
Modern computing systems are embracing heterogeneous memory systems to increase the performance and cost efficiency of computing systems. However they can only deliver on this promise if supported by efficient page management policies and mechanisms within the operating system (OS). Current OS implementations do not support efficient tiering of data between heterogeneous memories. Instead, they rely on expensive offloading of memory or swapping data to disk as a means of profiling and migrating hot or cold data between memory nodes. They also leave numerous optimizations on the table; for example, multi-threaded hardware is not leveraged to maximize page migration throughput, resulting in up to 95% under-utilization of available memory bandwidth. To remedy these shortcomings, we propose and implement a general purpose OS-integrated multi-level memory management system that reuses current OS page tracking structures to tier pages directly between memories with no additional monitoring overhead. We augment this system with four additional optimizations: native support for transparent huge page migration, multi-threaded migration of a page, concurrent migration of multiple pages, and symmetric exchange of pages. Combined, these optimizations dramatically reduce kernel software overheads and improve page migration throughput over 15X. Implemented in Linux and evaluated on x86, Power, and ARM64 systems, our OS support for heterogeneous memories improves application performance 40% over baseline Linux for a suite of real-world memory-intensive workloads utilizing a multi-level disaggregated memory system.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.
ASPLoS '19, April 13–17, 2019, Providence, RI, USA.
© 2019 Association for Computing Machinery.
ACM ISBN 978-1-4503-6240-5/19/04...\$15.00
<https://doi.org/10.1145/3297853.3304024>

Nimble Page Management for Tiered Memory Systems

Zi Yan
Rutgers University & NVIDIA
ziy@nvidia.com

David Nellans
NVIDIA
dnellans@nvidia.com

Dar
du
stig

Abhishek
Yale
abhishe

Abstract
Software-controlled heterogeneous memory systems have the potential to increase the performance and cost efficiency of computing systems. However they can only deliver on this promise if supported by efficient page management policies and mechanisms within the operating system (OS). Current OS implementations do not support efficient tiering of data between heterogeneous memories. Instead, they rely on expensive offloading of memory or swapping data to disk as a means of profiling and migrating hot or cold data between memory nodes. They also leave numerous optimizations on the table; for example, multi-threaded hardware is not leveraged to maximize page migration throughput, resulting in up to 95% under-utilization of available memory bandwidth. To remedy these shortcomings, we propose and implement a general purpose OS-integrated multi-level memory management system that reuses current OS page tracking structures to tier pages directly between memories with no additional monitoring overhead. We augment this system with four additional optimizations: native support for transparent huge page migration, multi-threaded migration of a page, concurrent migration of multiple pages, and symmetric exchange of pages. Combined, these optimizations dramatically reduce kernel software overheads and improve page migration throughput over 15X. Implemented in Linux and evaluated on x86, Power, and ARM64 systems, our OS support for heterogeneous memories improves application performance 40% over baseline Linux for a suite of real-world memory-intensive workloads utilizing a multi-level disaggregated memory system.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.
ASPLoS '19, April 13–17, 2019, Providence, RI, USA.
© 2019 Association for Computing Machinery.
ACM ISBN 978-1-4503-6240-5/19/04...\$15.00
<https://doi.org/10.1145/3297853.3304024>

Session: VMI: Memory
ASPLoS '19, April 13–17, 2019, Providence, RI, USA

Software-Defined Far Memory in Warehouse-Scale Computers

Andres Lagar-Cavilla, Junwhan Ahn, Suleiman Souhail, Neha Agarwal, Radoslaw Burny, Shakeel Butt, Jichuan Chang, Ashwin Chaugule, Nan Deng, Junaid Shahid, Greg Thelen, Kamil Adam Yurtsever, Yu Zhao, and Parthasarathy Ranganathan
(andresl.c@junwhan.suleiman.nehaagarwal.rburny.shakeelb.jichuan.ahn.jch.dengnan.junaidshahid.gthelen.kyurtsever.yuzhao.parthasarthy@google.com)
Google

ACM Reference Format:
Andres Lagar-Cavilla, Junwhan Ahn, Suleiman Souhail, Neha Agarwal, Radoslaw Burny, Shakeel Butt, Jichuan Chang, Ashwin Chaugule, Nan Deng, Junaid Shahid, Greg Thelen, Kamil Adam Yurtsever, Yu Zhao, and Parthasarathy Ranganathan. 2019. Software-Defined Far Memory in Warehouse-Scale Computers. In *2019 Architectural Support for Programming Languages and Operating Systems (ASPLOS '19)*. ACM, New York, NY, USA, 13 pages. <https://doi.org/10.1145/345814.3464745>

KLOCs: Kernel-Level Object Contexts for Heterogeneous Memory Systems

Sudarsun Kannan Yujie Ren
Rutgers University

Abhishek Bhattacharjee
Yale University

ABSTRACT
Heterogeneous memory systems promise better performance, energy-efficiency, and cost trade-offs in emerging systems. But delivering on this promise requires efficient OS mechanisms and policies for data tiering and migration. Unfortunately, modern OSes are lacking sufficient support for data tiering. While this problem is known for application data, the question of how best to manage kernel objects for filesystems and networking—i.e., inodes, dentry caches, journal blocks, socket buffers, etc.—has largely been ignored and presents a performance challenge for IO-intensive workloads. We quantify the scale of this challenge and introduce a new OS abstraction, *kernel-level object contexts (KLOCs)*, to enable efficient tiering of kernel objects. We use KLOCs to identify and group kernel objects with similar hotness, reuse, and liveness, and demonstrate their use in data placement and migration across several heterogeneous memory system configurations, including Intel's Optane systems. Performance evaluations using RockDB, Redis, Cassandra, and Spark show that KLOCs enable up to 2.7x higher system throughput versus prior art.

CCS CONCEPTS
• Software and its engineering → Virtual memory.


KEYWORDS
Heterogeneous Memory, OS, Nonvolatile Memory, Virtual Memory

ACM Reference Format:
Sudarsun Kannan Yujie Ren Abhishek Bhattacharjee Rutgers University Yale University. 2021. KLOCs: Kernel-Level Object Contexts for Heterogeneous Memory Systems. In *Proceedings of the 20th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '21)*, April 19–23, 2021, Virtual, USA. ACM, New York, NY, USA, 13 pages. <https://doi.org/10.1145/345814.3464745>


1 INTRODUCTION
Memory heterogeneity is here. Emerging systems combine the best properties of memory technologies optimized for latency, bandwidth, capacity, persistence, and cost. Multiple DRAM nodes are being augmented with die-stacked DRAM [15, 30, 45], high-bandwidth different phases of eec


multi-channel DRAM (e.g., Intel's Knight's Landing [6]), and byte-addressable NVMs (e.g., 3D XPoint in Intel Optane DC [14, 14, 16]). While heterogeneous memory systems may offer better performance, energy-efficiency, and cost trade-offs, they complicate memory management. Decades of research have demonstrated the challenge of data allocation and migration in multi-socket non-uniform memory access (NUMA) architectures [7, 8, 10, 26, 33, 47]. Heterogeneous memory systems amplify this challenge by integrating memory devices with more varied latency, bandwidth, and capacity characteristics. To optimize a heterogeneous memory system for performance, one would ideally place the hottest data in the fastest memory node (in terms of latency or bandwidth) until that node is full, the next-hottest data would be filled into the second-fastest node up to its capacity, and so on. As a program executes, its data would be periodically assessed for hotness and re-organized to maximize performance. For emerging software-controlled heterogeneous memory systems, hotness detection and migration requires effective software mechanisms and policies to determine data reuse and control data migration. While it is possible for application developers to orchestrate these tasks, efficient OS approaches that are transparent to the programmer are preferable because of their less onerous programming model. Current OS mechanisms to measure reuse and migrate data have, however, surprisingly high overheads and have consequently been the subject of recent software and hardware acceleration techniques [13, 19, 21, 33, 35, 37, 40, 50, 53, 57]. Unfortunately, most prior research on OS-directed data tiering focuses on application-level data and ignores kernel objects. One exception is recent work that migrates and replicates page tables in DRAM devices in different sockets [11], but memory tiering of kernel objects for storage and networking IO remains unexplored. This is because kernel objects have traditionally been thought to be few in number, restricted in memory footprint, and less significant in their impact on overall performance. This view is driven by network and disk IO speeds that are several orders of magnitude slower—and hence more consequential to performance—than memory. But while this was true in the past, advances in networking and storage speeds now make memory management of kernel objects critical to performance. We quantify the scale of this criticality by showing that current approaches that ignore tiering of inodes, dentry caches, journal blocks, network socket buffers, etc., leave as much as 4x performance on the table. This paper's central contribution is to discover this wasted performance via a new OS abstraction, *kernel-level object contexts (KLOCs)*, that permits fluid tiering of kernel objects. **The KLOC abstraction:** KLOCs are logical groupings that capture the kernel objects associated with OS entities requested by applications. Kernel entities requested by applications are files and sockets, while kernel objects range from structures associated with files (e.g.,

A multi-tiered memory system




- Modern server systems have formed NUMA
- DRAM and DCPMM share the memory controller
- Since Linux 5.0, Optane DCPMM can be exposed as a normal RAM
 - A DCPMM memory node is treated as a CPU-less NUMA node





(a)




(b)


SW-managed tiered memory organization

(A DCPMM memory node is treated as a CPU-less NUMA node)

Memory access latency and bandwidth



4-socket DRAM-based NUMA machine





Multi-tiered NUMA machine

The critical factor in performance is not only **access locality** but also **access tier** of memory

Default memory placement: local-first


State-of-the-art Linux kernel* has not considered the characteristics of fast (DRAM) and slow (DCPMM) memory with NUMA properties




Q. Why don't you reorder the fallback node list according to the actual performance?

Limited page placement in current Linux

Why not AutoNUMA?




Page movement to CPU-less nodes (DCPMM) is prohibited in the current Linux



Page movement is allowed only when the target node has a free space in the current Linux

Need for page placement for tiered memory



Stock Linux 5.3 version

Problems with current page management

Problems (or limitations)

-
1. Allocation fallback does not consider access tier.


 2. Pages are not promoted when upper-tier is full

 3. Pages are never demoted or reclaimed to lower-tier memory


 4. Page classification is too coarse-grained (binary: active or inactive)

Exploiting access tier first and then locality

Conservative Promotion or Migration → AutoTiering-CPM



Case-1: page promotion




Case-2: page promotion or migration

AutoTiering-CPM provides alternatives for page migration failure due to fully occupied target memory node, leading to performance improvement


However, the upper-tier (DRAM) memory can still hold infrequently accessed data while frequently used pages reside in the lower-tier (DCPMM) memory

Enforcing page promotion and migration

Oppportunistic Promotion or Migration → AutoTiering-OPM



- Finding the least accessed page (LAP)
 1. Inactive page from file-backed region
 2. LAP page from anonymous region




**Access history is collected from AutoNUMA framework*

With AutoTiering-OPM, we can achieve better utilization of the upper-tier memory


Hiding latency of page eviction

A software optimization comes to rescue




Experimental environments

- System
 - Intel(R) Xeon Gold 5218 CPU @ 2.30GHz x 2
 - 16GB DRAM x 2
 - 128GB Intel Optane DCPMM x 2
 - Linux kernel 5.3 with Ubuntu 18.04
- Benchmarks
 - SPECAccel (OpenMP)
 - GraphMat (PageRank)
 - Graph500 (BFS)
 - Liblinear




Performance evaluation



- * Most benchmarks are improved by `AutoTiering`
- * With CPM, speedup is up to **2.48x** in `503.postencil`
- * With OPM (BD), speedup is up to **6.99x** in `graph500`


Effectiveness of AutoTiering-CPM

Distribution of Memory Usages



AutoTiering-CPM makes better use of multi-tiered memory


Effectiveness of LAP classification



AutoTiering-OPM can promote frequently accessed pages while demoting least accessed pages


Effect of hiding demotion latency

Measured page promotion latency (CDF) with `ftrace`
- OPMX: Opportunistic Page Migration with Exchange*



We can reduce the promotion latency by deferring the page demotion as background


Is page exchange actually needed?



Page exchange scheme*

instead of copying data into new pages, we transfer data between each pair of pages using copy thread(s) that use CPU registers as the temporary storage for in-flight iterative data exchange operations. This use of registers allows our mechanism to avoid allocating a complete temporary page.

* Nimble Page Management for Tiered Memory Systems [ASPLOS '19]



Performance comparison with prior work

Memory Tiering [LWN.net] x +

lwn.net/Articles/802544/

User: Password: [Log in](#) [Subscribe](#) [Register](#)

Memory Tiering

From: Dave Hand
To: Linux-MM
Dan J' <d...>
Fengguang
Subject: [RFC] Me
Date: Wed, 16 O
Message-ID: <c3d6de4c...>
Archive-link: [Article](#)

The memory hierarchy playing an increasing role in different groups of folks asked was why...


At Intel, the primary memory (PMEM). We'd *without* using its slower DRAM. Keith automatically migrates of the reclaim process modified autonomously.

We've tried to do this persistent memory and topologies.

We've been running this comparing it to pure results are encouraging at the code or run individual patches see <https://git...>



and is tagged with "

Note that internally terribly easy to con "hmem"s in the tree



Summary

- Commodity OSes are not mature enough to support multi-tiered memory systems
- We explored new page placement schemes to extract the full benefits of multi-tiered memory systems
- Future work
 - Redesigning the kernel thread demoting page migration to DCPMM with the consideration of limited memory bandwidth of DCPMM
 - Adopting the newly added framework monitoring memory access pattern in Linux kernel called `DAMON` to reduce the access tracking overhead




HW-assisted tiered memory organization (invisible DRAM to OS)

HW-assisted tiered memory organization

- Transparent to software
 - Any software modification is not required
- We are curious about the commodity operating systems work well
 - Modern memory management is highly optimized DRAM-only systems
 - Without consideration of heterogenous (hybrid or tiered) memory systems
 - Only NUMA characteristics are considered
- We revisit the design and implementation of operating systems

Recall memory placement: local-first


Let's see how the local-first policy works on the HW-assisted tiered memory system



The `local-first` placement policy leads to spending time back and forth between the local DRAM cache and the Optane main memory while the remote DRAM cache is idle

AutoNUMA is considered harmful


Again, it is designed for DRAM-only systems



AutoNUMA balancing may degrade performance on tiered memory systems. If the local DRAM cache does not have enough space, the application can experience frequent DRAM cache misses while not utilizing the remote DRAM cache

Our approach: dram-first



Exploiting such hardware characteristics in placing memory (pages)



Preliminary results: latency & bandwidth

Experimental environments



- Intel Xeon Gold 5218 (16cores) x 2 sockets
- Two DRAM 16GB dimms and two DCPMM 128GB dimms per socket
- Linux kernel 5.3 with Ubuntu 18.04 server distribution



Remaining challenges in tiered memory systems


1. Demoting or migrating pages to Optane memory suffers from the limited memory bandwidth and leads to write amplification problems

*Random write with 256B granularity



Remaining challenges in tiered memory systems

1. Demoting or migrating pages to Optane memory suffers from the limited memory bandwidth and leads to write amplification problems
2. Minimizing DRAM cache conflict misses within an Optane memory node
 - DRAM cache is organized as a direct-mapped cache
 - Two more memory blocks cannot be mapped to a single cache set
 - Note that the DRAM cache indexing scheme has not been disclosed



Thank You!

Artifact available at <https://github.com/csl-ajou/AutoTiering>

Jeongseob Ahn

E-mail: jsahn@ajou.ac.kr

Web: <https://jeongseob.github.io>



AJOU UNIVERSITY