#### Operating System Support for Multi-Tiered Memory (A Case Study of Intel's Optane DCPMM)

Jeongseob Ahn

E-mail: jsahn@ajou.ac.kr Web: https://jeongseob.github.io



## In this talk...

- Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  - Jonghyeon Kim, Wonkyo Choe, and Jeongseob Ahn
  - USENIX Annual Technical Conference (ATC), July 2021
- A Study of Memory Placement on Hardware-assisted Tiered Memory Systems
  - Wonkyo Choe, Jonghyeon Kim, and Jeongseob Ahn
  - IEEE Computer Architecture Letters (CAL), 19(2), July-December 2020



Artifact available at <a href="https://github.com/csl-ajou/AutoTiering">https://github.com/csl-ajou/AutoTiering</a>

#### Large-scale memory systems



#### Data Tiering in Heterogeneous Memory Systems

Subramanya R Dulloor<sup>1,2</sup> Amitabha Roy<sup>1</sup> Zheguang Zhao<sup>3</sup> Narayanan Sundaram<sup>1</sup> Nadathur Satish<sup>1</sup> Rajesh Sankaran<sup>1</sup> Jeff Jackson<sup>1</sup> Karsten Schwan<sup>2</sup> <sup>1</sup>Intel Labs, <sup>2</sup>Georgia Institute of Technology, <sup>3</sup>Brown University

#### Nimble Page Management for Tiered

#### **Memory Systems**

dlust

Yal

Abhishek

abhis

Keywords Page mig

ACM Reference Forma

2019. Nimble Page Man

ating Systems (ASPLOS

ACM, New York, NY, USA

Introduction

Modern computing sy

izing to improve perfo

CPUs, GPUs, and ac

instruction and data le

combining the best pro

For example, Intel's K

bandwidth memory cal

alongside DDR4 mem

and high capacity [27

has been commercia

tems, and disaggrega

tion to capacity scaling

and GPUs are embrac

and NVIDIA having r

taining high-bandwid

CPU memories [29, 3]

Figure 1 illustrates

systems architects and

sider in the future. The

(CPU, GPU, or both) co

with varying latency,

The critical operati

Of course, the particul

the vision of efficientl

different phases of e

may be optimized fo

their processing and n

2019 Architectural Sug

3304024

Yan, Daniel Lustig, D

Zi Yan Rutgers University & NVIDIA ziv@nvidia.com David Nellans NVIDIA dnellans@nvidia.con Abstract CCS Concepts · Con Heterogeneous (hvbr Software-controlled heterogeneous memory systems have gineering  $\rightarrow$  Virtual the potential to increase the performance and cost efficiency of computing systems. However they can only deliver on this promise if supported by efficient page management policies neous memory manage and mechanisms within the operating system (OS). Current

OS implementations do not support efficient tiering of data between heterogeneous memories. Instead, they rely on expensive offlining of memory or swapping data to disk as a means of profiling and migrating hot or cold data between memory nodes. They also leave numerous optimizations on the table: for example, multi-threaded hardware is not leveraged to maximize page migration throughput, resulting in up to 95% under-utilization of available memory bandwidth. To remedy these shortcomings, we propose and implement a general purpose OS-integrated multi-level memory management system that reuses current OS page tracking structures to tier pages directly between memories with no additional monitoring overhead. We augment this system with four additional optimizations: native support for trans parent huge page migration, multi-threaded migration of a page, concurrent migration of multiple pages, and symnetric exchange of pages. Combined, these optimizations dramatically reduce kernel software overheads and improve raw page migration throughput over 15×. Implemented in Linux and evaluated on x86, Power, and ARM64 systems, our OS support for heterogeneous memories improves ap plication performance 40% over baseline Linux for a suite of real-world memory-intensive workloads utilizing a multilevel disaggregated memory system.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not ade or distributed for profit or commercial advantage and that copies be this notice and the full citation on the first page. Copyrights for componen of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To conv otherwise, or republish, to post on servers or t edistribute to lists, requires prior specific permission and/or a fee. Reque permissions from permissions@acm.org. ASPLOS '19, April 13-17, 2019, Providence, RI, USA © 2019 Association for Computing Machinery ACM ISBN 978-1-4503-6240-5/19/04...\$15.00 https://doi.org/10.1145/3297858.3304024

Kamil Adam Yurtsever, Yu	Zhao, and Parthasarathy Ranganathan
asbwinch.dengnan.junaids.gth	elen.kvurtsever.vuzhao.narthas}@nongle.com
	Google
nd and slowdown in techno illenges to total cos of owne computers (WSCs). One prom ry TCO is to add a cheaper r and use it to store infrequ	ACM Reference Format: Andres Lagar-Cavilla, Junwhan Ahn, Suleiman Souhial, Nehn Agar wal, Radodaw Burry, Shadeel Butt, Jichuan Chang, Adwin Chang, Shipi gule, Nan Deng, Junaid Shahid, Greg Thelen, Kamil Adam Yurtsever, Burt, Shan Deng, Junaid Shahid, Greg Thelen, Kamil Adam Yurtsever, Shan Deng, Junaid Shahid, Greg Thelen, Kamil Adam Yurtsever, Shan Deng, Junaid Shahid, Greg Thelen, Kamil Adam Yurtsever, Shan Deng, Dana Januari Sharing, Shahida Shahida, Shahida Shahida Shan Deng, Dana Barana Sharing, Shahida Shahida Shahida Shahida Shahida Che Dorazamina Lamanasa and Jonantian Soxiema (Sha
(10Cs: Kernel-Level Object)	Contexts for Heterogeneous
Memory	Systems
wielitory	Systems
Sudarsun Kannan Yujie Ren	Abhishek Bhattacharjee
Rutgers University	Yale Univeristy
ACT	multi-channel DRAM (e.g., Intel's Knight's Landing [6]), and byte-
eous memory systems promise better performance, energy- and cost trade-offs in emerging systems. But delivering moise requires efficient OS mechanisms and policies for g and migration. Unfortunately, modern OSes are lacking support for data tiaring. While this problem is known for	addressable NVMs (e.g., 3D XPoint in Intel Optane DC) [4, 14, 16]. While heterogeneous memory systems may offer better perfor- mance, energy-efficiency, and cost trade-offs, they complicate mem- ory management. Decades of research have demonstrated the chal- hene of days effective, and miseration in multi-cocket non-uniform

Software-Defined Far Memory in

Warehouse-Scale Computers

Andres Lagar-Cavilla, Junwhan Ahn, Suleiman Souhlal, Neha Agarwal, Radoslaw Burny,

Shakeel Butt, Jichuan Chang, Ashwin Chaugule, Nan Deng, Junaid Shahid, Greg Thelen,

#### ABSTR.

Session: VM/Memor

Heteroger efficiency on this pr data tierin inefficient application data, the question of how best to manage kernel objects for filesystems and networking-i.e., inodes, dentry caches, journal blocks, socket buffers, etc.-has largely been ignored and presents a performance challenge for I/O-intensive workloads. We quantify the scale of this challenge and introduce a new OS abstraction, kernel-level object contexts (KLOCs), to enable efficient tiering of kernel objects. We use KLOCs to identify and group kernel objects with similar hotness, reuse, and liveness, and demonstrate their use in data placement and migration across several heterogeneous memory system configurations, including Intel's Optane systems

#### ersus prior art. CCS CONCEPTS

Software and its engineering → Virtual memory

#### KEYWORDS

Heterogeneous Memory, OS, Nonvolatile Memory, Virtual Memory ACM Reference Format: Abhishek Bhattacharjee Sudarsun Kannan Yujie Ren Abhishek Bhattacharjee , Rutgers University Yale University . 2021. KLOCs: Kernel-Level Object University

Contexts for Heterogeneous Memory Systems. In Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '21), April 19-23, 2021, Virtual USA. ACM, New York, NY, USA, 13 pages. https://doi.org/10.1145/3445814.

Performance evaluations using RocksDB, Redis, Cassandra, and

Spark show that KLOCs enable up to 2.7× higher system throughput

#### 1 INTRODUCTION Memory heterogeneity is here. Emerging systems combine the best

properties of memory technologies optimized for latency, bandwidth apacity, persistence, and cost. Multiple DRAM nodes are being augmented with die-stacked DRAM [15, 30, 45], high-bandwidth

Terminion to make digital or hand capies of all or pert of this work for personal or accurate an interpret advanced to provide the despites are to ready of advanced for position or commercial advancega and that capies have this motice and the full cations the furit page. Comparison of this work could be position than ACM must be howered. Advancing with could be permission and con-trans of the second constrainties to hiss, capital or position that are applied to position or service to inclusive the site. Second could be provided to position or position or inclusive the site of the second to position of the ASTROS 72, Agnet 19–22, 2021, Virtual, USA 2021, Association for Compatibility Machinery. © 2021 Association for Computing Machinery ACM ISBN 978-1-4503-8317-2/21/04.

ffer better perfor complicate mem strated the chalket non-uniform 26, 33, 47]. Het mory access (NUMA) archit erogeneous memory systems amplify this challenge by integrating memory devices with more varied latency, bandwidth, and capacity characteristics To optimize a heterogeneous memory system for performance one would ideally place the hottest data in the fastest memory node (in terms of latency or bandwidth) until that node is full, the next

ASPLOS'19, April 13-17, 2019, Providence, RI, USA

hottest data would be filled into the second-fastest node up to its capacity, and so on. As a program executes, its data would be peri odically assessed for hotness and re-organized to maximize performance. For emerging software-controlled heterogeneous memory systems, hotness detection and migration requires effective soft-ware mechanisms and policies to determine data reuse and control data migration. While it is possible for application developers to orchestrate these tasks, efficient OS approaches that are transparent to the programmer are preferable because of their less onerous programming model. Current OS mechanisms to measure reuse and migrate data have, however, surprisingly high overheads and have consequently been the subject of recent software and hardware acceleration techniques [13, 19, 31, 33, 35, 37, 40, 50, 53, 57].

Unfortunately, most prior research on OS-directed data tiering focuses on application-level data and ignores kernel objects. One exception is recent work that migrates and replicates page tables in DRAM devices in different sockets [11], but memory tiering of kernel objects for storage and networking I/O remains unexplored This is because kernel objects have traditionally been thought to be few in number, restricted in memory footprint, and less significant in their impact on overall performance. This view is driven by networl and disk I/O speeds that are several orders of magnitude slower and hence more consequential to performance - than memory. But while this was true in the past, advances in networking and storage speeds now make memory management of kernel objects critical to performance. We quantify the scale of this criticality by showing that current approaches that ignore tiering of inodes, dentry caches, journal blocks, network socket buffers, etc., leave as much as 4× performance on the table. This paper's central contribution is to recover this wasted performance via a new OS abstraction kernelevel object contexts (KLOCs), that permits fluid tiering of kernel objects

The KLOC abstraction: KLOCs are logical groupings that capture the kernel objects associated with OS entities requested by applica tions. Kernel entities requested by applications are files and sockets while kernel objects range from structures associated with files (e.g.

## A multi-tiered memory system



- Modern server systems have formed NUMA
- DRAM and DCPMM share the memory controller
- Since Linux 5.0, Optane DCPMM can be exposed as a normal RAM
  - A DCPMM memory node is treated as a CPU-less NUMA node





#### SW-managed tiered memory organization (A DCPMM memory node is treated as a CPU-less NUMA node)

Exploring the Design Space of Page Management for Multi-Tiered Memory Systems [USENIX ATC 2021]

#### Memory access latency and bandwidth



4-socket DRAM-based NUMA machine

Multi-tiered NUMA machine

The critical factor in performance is not only access locality but also access tier of memory

### Default memory placement: local-first

State-of-the-art Linux kernel\* has not considered the characteristics of fast (DRAM) and slow (DCPMM) memory with NUMA properties





Q. Why don't you reorder the fallback node list according to the actual performance?

#### Limited page placement in current Linux Why not AutoNUMA?



Page movement to CPU-less nodes (DCPMM) is prohibited in the current Linux



#### Page movement is allowed only <u>when the target</u> <u>node has a free space</u> in the current Linux

## Need for page placement for tiered memory



Stock Linux 5.3 version

### Problems with current page management

#### Problems (or limitations)

1. Allocation fallback does not consider access tier.

2. Pages are not promoted when upper-tier is full

3. Pages are never demoted or reclaimed to lower-tier memory

4. Page classification is too coarse-grained (binary: active or inactive)

## Exploiting access tier first and then locality

<u>Conservative Promotion or Migration</u> → AutoTiering-CPM



Case-2: page promotion or migration

AutoTiering-CPM provides alternatives for page migration failure due to fully occupied target memory node, leading to performance improvement

However, the upper-tier (DRAM) memory can still hold infrequently accessed data while frequently used pages reside in the lower-tier (DCPMM) memory

## Enforcing page promotion and migration

<u>Opportunistic Promotion or Migration</u> → AutoTiering-OPM



- Finding the least accessed page (LAP)
  - 1. Inactive page from file-backed region
  - 2. LAP page from anonymous region



With AutoTiering-OPM, we can achieve better utilization of the upper-tier memory

#### Hiding latency of page eviction A software optimization comes to rescue



## **Experimental environments**

- System
  - Intel(R) Xeon Gold 5218 CPU @ 2.30GHz x 2
  - 16GB DRAM x 2
  - 128GB Intel Optane DCPMM x 2
  - Linux kernel 5.3 with Ubuntu 18.04
- Benchmarks
  - SPECAccel (OpenMP)
  - GraphMat (PageRank)
  - Graph500 (BFS)
  - Liblinear



### **Performance evaluation**



- \* Most benchmarks are improved by AutoTiering
- \* With CPM, speedup is up to 2.48x in 503.postencil
- \* With OPM (BD), speedup is up to 6.99x in graph500

#### Effectiveness of AutoTiering-CPM

Distribution of Memory Usages



AutoTiering-CPM makes better use of multi-tiered memory

#### Effectiveness of LAP classification



AutoTiering-OPM can promote frequently accessed pages while demoting least accessed pages

### Effect of hiding demotion latency

Measured page promotion latency (CDF) with ftrace - OPMX: Opportunistic Page Migration with Exchange\*



We can reduce the promotion latency by deferring the page demotion as background

\*Nimble Page Management for Tiered Memory Systems [ASPLOS '19]

#### Is page exchange acutally needed?



Page exchange scheme\*

instead of copying data into new pages, we transfer data between each pair of pages using copy thread(s) that use CPU registers as the temporary storage for in-flight iterative data exchange operations. This use of registers allows our mechanism to avoid allocating a complete temporary page.

\* Nimble Page Management for Tiered Memory Systems [ASPLOS '19]



### Performance comparison with prior work

← → C ▲ Iwn.net/Articles/802544/ ☆ ■ C □ ⓒ m ★ ④ Update : Hacker News C CHASE ■ Videos - Microsof ● 한컵스페이스 급 연구비 » ▷ Other Bookmarks □ Reading List User: Password: [Log in]   Subscribe]   Register]	
III Apps 🙍 ENDIC 🚥 NPR 💟 Hacker News 💲 CHASE 👫 Videos - Microsof 🌰 한컵스페이스 🔓 연구비 » 🛅 Other Bookmarks 🗒 Reading List	
LWN User: Dassword: Log in   Subscribe   Register	
News from the source Memory Tiering	
Content Weekly Edition Archives       From: To: Data       Dave Hans Linux-MM Dan J" <da< th="">         Search Kernel       Fengguang Subject:       RFC] Met         Security       Date:       Wessage- Message-       8.267.997         Distributions       Message- Message-       <c3d6de4c< td=""></c3d6de4c<></da<>	იფ≁
Distributions Events calendar Unread comments LWN FAQ Write for us Edition Return to the Announcements proce Write of us Edition Return to the Announcements proce wolf ide attonuma to We've trial to purp ersistent memory ant topologies. We've been running to comparing it to purp results are encourag the concent proce modified autonuma to We've trial to purp results are encourag the concent proce modified autonuma to We've trial to purp results are encourag the concent proce modified autonuma to We've trial to purp results are encourag the concent proce modified autonuma to We've trial to purp results are encourag the concent proce modified autonuma to We've trial to purp results are encourag the concent proce modified autonuma to We've trial to purp results are encourag the concent proce modified autonuma to We've trial to purp results are encourag the concent proce modified autonuma to We've trial to purp results are encourag the concent proce modified autonuma to We've trial to purp results are encourag the concent proce modified autonuma to Mersen processory Mersen procesory Mersen processo	ear 503.postencil 553.pclvrleaf 555.pseismic 559.pmniGhost 560.pilbdc

### Summary

- Commodity OSes are not mature enough to support multi-tiered memory systems
- We explored new page placement schemes to extract the full benefits of multi-tiered memory systems
- Future work
  - Redesigning the kernel thread demoting page migration to DCPMM with the consideration of limited memory bandwidth of DCPMM
  - Adopting the newly added framework monitoring memory access pattern in Linux kernel called DAMON to reduce the access tracking overhead



# HW-assisted tiered memory organization (invisible DRAM to OS)

A Study of of Memory Placement on Hardware-assisted Tiered Memory Systems [IEEE CAL 2020]

#### HW-assisted tiered memory organization

- Transparent to software
  - Any software modification is not required
- We are curious about the commodity operating systems work well
  - Modern memory management is highly optimized DRAM-only systems
    - Without consideration of heterogenous (hybrid or tiered) memory systems
    - Only NUMA characteristics are considered
- We revisit the design and implementation of operating systems

#### Recall memory placement: local-first

Let's see how the local-first policy works on the HW-assisted tiered memory system



The local-first placement policy leads to spending time back and forth between the local DRAM cache and the Optane main memory while the remote DRAM cache is idle

## AutoNUMA is considered harmful



AutoNUMA balancing may degrade performance on tiered memory systems. If the local DRAM cache does not have enough space, the application can experience frequent DRAM cache misses while not utilizing the remote DRAM cache

#### Our approach: dram-first

Exploiting such hardware characteristics in placing memory (pages)



### Preliminary results: latency & bandwidth

Experimental environments

- Intel Xeon Gold 5218 (16cores) x 2 sockets
- Two DRAM 16GB dimms and two DCPMM 128GB dimms per socket
- Linux kernel 5.3 with Ubuntu 18.04 server distribution





#### Remaining challenges in tiered memory systems

1. Demoting or migrating pages to Optane memory suffers from the <u>limited</u> <u>memory bandwidth</u> and leads to <u>write amplification problems</u>

\*Random write with 256B granularity



#### Remaining challenges in tiered memory systems

- 1. Demoting or migrating pages to Optane memory suffers from the <u>limited</u> <u>memory bandwidth</u> and leads to <u>write amplification problems</u>
- 2. Minimizing DRAM cache conflict misses within an Optane memory node
  - DRAM cache is organized as a <u>direct-mapped cache</u>
  - Two more memory blocks cannot be mapped to a single cache set
  - Note that the DRAM cache indexing scheme has not been disclosed



## Thank You!

#### Artifact available at <a href="https://github.com/csl-ajou/AutoTiering">https://github.com/csl-ajou/AutoTiering</a>

#### Jeongseob Ahn

E-mail: jsahn@ajou.ac.kr Web: https://jeongseob.github.io

